In this Approach, the entire analog block (clock generator) will be coded in verilog. The advantage with verilog is it does support real number definition. But from a verification perspective, verilog ...

It is ideal as a clock generator for digital designs, but not intended for analog blocks like ADC/DAC or SERDES clocking. This digital PLL has ultra-low area and low implementation charges due to ...